<u>REMARKS</u>

Applicants have amended their claims in order to further clarify the definition of various aspects of the present invention. Specifically, Applicants have set forth the subject matter of claim 11 in independent form, as new claim 38. In light thereof, dependencies of claims 12-15 have been amended.

In addition, each of claims 3, 30 and 36 have been amended to recite, in a "whereby" clause, that voids due to electromigration of the copper is substantially avoided.

The Examiner is thanked for the indicated allowability of the subject matter of claims 11-15; in view of present claim 38, setting forth the subject matter of previously considered claim 11 in independent form, it is respectfully submitted that claims 11-15 should be allowed. In addition, the Examiner is thanked for allowance of claims 1, 2, 5, 6 and 32.

Of the remaining claims pending in the above-identified application, which are rejected in the Office Action mailed July 29, 2003, Applicants respectfully submit that all of the claims presented for consideration by the Examiner patentably distinguish over the teachings of the references applied by the Examiner in rejecting claims in the Office Action mailed July 29, 2003, that is, the teachings of the U.S. patents to Schacham-Diamand, et al., No. 5,824,599, and to Hussein, et al., No. 6,020,266, and the article "Diffusion Barrier Between Copper and Silicon", in IBM Technical Disclosure Bulletin, Vol. 35, No. 1B (June 1992), pages 2-14 and 2-15, under the provisions of 35 USC §102 and 35 USC §103.

It is respectfully submitted that these references as applied by the Examiner would have neither taught nor would have suggested such a semiconductor device

with a multilayered structure as in the present claims, including the copper film interconnect having a neighboring film between a dielectric film of the multilayered structure and the copper film interconnect, the neighboring film being formed of ruthenium and being formed through sputtering, and the copper film interconnect having a multilayered structure including a copper film as formed through sputtering and a copper film as formed through plating or chemical vapor deposition, whereby voids due to electromigration of the copper is substantially avoided. See claim 3.

Moreover, it is respectfully submitted that these applied references would have neither taught nor would have suggested such semiconductor device having a layered interconnection structure as in the present claims, with the layered interconnection structure including a copper film and a neighboring film adjacent to the copper film, and a dielectric film which is positioned such that the neighboring film is between the copper film and the dielectric film, the neighboring film containing a material selected from the group consisting of rhodium, ruthenium, iridium, osmium and platinum as the primary constituent element and being a film made by physical vapor deposition, whereby voids due to electromigration of the copper is substantially avoided. See claim 30.

In addition, it is respectfully submitted that the teachings of the applied references would have neither disclosed nor would have suggested such a semiconductor device as in the present claims, having a layered interconnection structure which includes a copper film overlying the semiconductor substrate surface and a neighboring film, the device including a dielectric film overlying the semiconductor substrate surface, with the dielectric film positioned such that the neighboring film is between the copper film and dielectric film, the neighboring film

including a material selected from a group consisting of rhodium, ruthenium, iridium, osmium and platinum, and being made by physical vapor deposition, whereby voids due to electromigration of the copper is substantially avoided. See claim 36.

That is, in connection with each of claims 3, 30 and 36, it is respectfully submitted that the combined teachings of these references would not have disclosed, nor would have suggested, the <u>neighboring</u> film <u>between the copper film</u> and the dielectric film, with the neighboring film made of the respective element (or selected from the group of elements) as in claims 3, 30 and 36, and with the copper film and/or the neighboring film made by physical vapor deposition (for example, sputtering), whereby voids due to the recited electromigration are avoided.

Moreover, it is respectfully submitted that the teachings of the applied prior art would have neither disclosed nor would have suggested such a semiconductor device having a layered interconnection structure including a copper film, as in the present claims, and also including a neighboring film adjacent the copper film that includes a material selected from the group consisting of rhodium, ruthenium, iridium, osmium and platinum, where at least one of the copper film and the neighboring film is a film formed by physical vapor deposition, with the neighboring film substantially preventing voids due to electromigration of the copper film. See claim 27; note also claims 9, 33-35 and 37. Note also claim 4, reciting that a plug in contact with the copper film interconnect is made of a material selected from the specified group, with at least one of the copper film interconnect and the plug containing a layer formed by physical vapor deposition

Furthermore, it is respectfully submitted that these applied references would have neither disclosed nor would have suggested such a semiconductor device

having a layered interconnection structure as in the present claims, having, inter alia, a dielectric film overlying the surface of a semiconductor substrate and wherein the interconnection structure includes a copper film and a neighboring film located at at least one of (a) overlying the copper film and (b) between the copper and a substrate, the neighboring film including a material selected from a group consisting of rhodium, ruthenium, iridium, osmium and platinum, where at least one of the copper film and the neighboring film being a film made by physical vapor deposition, the dielectric film being positioned such that the neighboring film is between the copper and dielectric films. See claim 36.

The present invention is directed to a semiconductor device having a layered (for example, multilayered) interconnect structure. In recent large-scale-integrated semiconductor devices, copper interconnects are being employed since they have a lower electrical resistance than conventional aluminum interconnects. However, diffusion of copper in semiconductor devices into dielectric films thereof degrades characteristics of such devices; and, accordingly, diffusion barriers of, for example, titanium nitride, tungsten or tantalum have been used.

However, in large-scale-integrated semiconductor devices with fine patterns, in which high-density current occurs, electromigration (in which atoms are <u>diffused</u> into the dielectric layer owing to electron streams flowing in the fine patterns and due to heat generated by the flow of electrons) is a problem, causing voids and interconnect breakdowns. Use of a diffusion barrier of, e.g., titanium nitride, does not provide satisfactory electromigration resistance.

Against this background, Applicants have clarified a source of this diffusion problem, and, having clarified such source, have found a technique which

overcomes the problem. Applicants have clarified that, in a layered interconnect structure using, for example, a titanium nitride film as a diffusion barrier kept in contact with the copper film, the significant difference between the material of the diffusion barrier and copper in the length of the sides of the unit cell brings about a disordered atomic configuration at the interface therebetween, thereby promoting copper diffusion that results in problems of voids and interconnect breakdowns. Having clarified this problem, and in order to prevent the diffusion and, accordingly, the voids and breakdowns in copper interconnects, Applicants utilize materials that differ little from copper in a length of the sides of the unit cell. See the paragraph bridging pages 2 and 3 of Applicants' specification. Applicants have <u>further</u> found that where the difference between sides of the rectangular unit cells representing the copper and neighboring films is less than 13%, the aforementioned problems in voids and interconnect breakdowns are avoided.

In particular, Applicants have found specific materials for the neighboring film (adjacent the copper film), and especially together with specific techniques for forming the various layers, whereby the aforementioned differential in lengths of sides of the units cells is sufficiently small, so as to avoid the diffusion, and resulting voids and interconnect breakdowns. That is, Applicants have found that by forming at least one of the adjacent layers of copper and neighboring film by physical vapor deposition, with selection of material of the neighboring film, the aforementioned problem of voids can be avoided, due to the structure formed.

Attention is respectfully directed to Figs. 2-5 of Applicants' original disclosure, together with the description on pages 13-16 of Applicants' specification. This shows that the diffusion coefficient of the copper film greatly increases in regions where

there is a great size differential. It is respectfully submitted that this evidence in Applicants' specification must be considered in determining the question of unobviousness. See In re DeBlauwe, 222 USPQ 191 (CAFC 1984). It is respectfully submitted that this evidence shows unexpectedly lower diffusion occurs in connection with copper or platinum, on the one hand, and the various materials within the present claims, including ruthenium, on the other, where the difference in unit cell length is relatively small. This evidence shows unexpectedly better results achieved according to the present invention, and clearly establishes unobviousness of the present invention.

It is emphasized that in claims 3, 30 and 36, the neighboring film is provided interposed between the copper film (interconnect) and a dielectric film. It is respectfully submitted that a neighboring film between the copper and this dielectric film is different from, e.g., the use of barrier materials as disclosed in the IBM Technical Disclosure Bulletin article, preventing copper diffusion into silicon (a semiconductor, not a dielectric). As will be shown in the following, it is respectfully submitted that the references as applied by the Examiner do not disclose, nor would have suggested, material including, for example, ruthenium, for use as a neighboring film between copper and a dielectric film, to avoid diffusion of copper into the dielectric film, so as to avoid voids due to electromigration; and, accordingly, would have neither disclosed nor would have suggested the present invention.

Hussein, et al. discloses fabrication of via plugs and metal lines in interconnect systems, including use of a barrier layer formed onto a surface of a substrate that has at least one via, with a conductive layer formed on the barrier layer. A photoresist layer is formed on the conductive layer and patterned, with a

metal via plug being formed onto the at least one via. A metal line is formed on the metal via plug, the layer of photoresist is removed, and the conductive layer not covered by the metal line is removed. See column 2, lines 14-22. This patent discloses use of appropriate conductive layers for the barrier layer 5, which may be titanium nitride or tantalum, and discloses barrier layer 5 is provided to prevent a metal line 11 that is later deposited in each via 4, from diffusing into the underlying and adjacent dielectric layer 3. Note column 1, lines 55-57; and column 3, lines 9-11, 18 and 19, and 55-58.

It is emphasized that Hussein, et al. discloses that barrier layer 5 is used to prevent diffusion of a metal line 11, later deposited, into the underlying and adjacent dielectric layer. Such disclosure as in Hussein, et al. would have neither disclosed nor would have suggested the presently claimed subject matter, including, in particular, wherein one of the specified materials for the neighboring film (e.g., ruthenium) as in claims 3, 30 and 36, is positioned between the dielectric film and the copper film interconnect, whereby the specified voids are avoided.

It is respectfully submitted that the secondary reference as applied by the Examiner would not have rectified the deficiencies of Hussein, et al., such that the presently claimed invention as a whole would have been obvious to one of ordinary skill in the art.

The <u>IBM Technical Disclosure Bulletin</u> article discloses a diffusion barrier <u>between copper and silicon</u>. This article discloses that a metal ideally fulfilling criteria for such diffusion barrier between copper and silicon is rhenium, and that similar desirable values of elastic constant and eutectic temperature are a property of osmium, ruthenium and iridium as well.

It is respectfully noted that the <u>IBM Technical Disclosure Bulletin</u> article discloses a diffusion barrier <u>between copper and silicon</u>. In contrast, Hussein, et al. discloses a barrier layer between a metal line, e.g., of copper and an underlying and adjacent <u>dielectric</u> layer. It is respectfully submitted that one of ordinary skill in the art concerned with in Hussein, et al., looking to avoid diffusion of, e.g., copper <u>into a dielectric layer</u>, would not have looked to the teachings of the <u>IBM Technical</u>

Disclosure Bulletin article, having a diffusion barrier between copper and silicon.

In this regard, it is respectfully submitted that the Examiner has pointed to no proper motivation for using the teachings of the IBM Technical Disclosure Bulletin article, of a diffusion barrier between copper and silicon, as a barrier layer in Hussein, et al. between copper and a dielectric layer. It is respectfully submitted that, from the teachings of the prior art references, one would not have known (for example, one would have not have had any predictable degree of success) as to whether a barrier material to prevent diffusion into silicon would have a same effect for preventing diffusion into another film (e.g., a dielectric film). Thus, it is respectfully submitted that it is improper to combine the teachings of Hussein, et al. and the IBM Technical Disclosure Bulletin article as applied by the Examiner, under the guidelines of 35 USC 103; and that, in any event, the combined teachings of the applied references would have neither disclosed nor would have suggested the neighboring film of, e.g., ruthenium, between the copper film interconnect and dielectric film, as in the present claims, since the IBM Technical Disclosure Bulletin article only describes, e.g., rhenium as a diffusion barrier between copper and silicon.

The contention by the Examiner that Hussein, et al. recognizes that copper diffusion into silicon and, also, into any surrounding dielectric material, can result in defective circuitry, is respectfully traversed. It is respectfully submitted that Hussein, et al., at column 1, lines 55-57, describes copper diffusion into a dielectric layer, not into silicon. Hussein, et al expressly and specifically discloses that the barrier layer prevents a metal line that is later deposited from diffusing into the underlying and adjacent dielectric layer. It is respectfully submitted that Hussein, et al. does not disclose, nor would have suggested, any equivalency of the problem of copper diffusion into silicon and into a dielectric layer, or equivalent solutions, and would not by itself or with the teachings of the IBM Technical Disclosure Bulletin article have provided any motivation for combining the teachings of Hussein, et al. and of the IBM Technical Disclosure Bulletin article. It is again emphasized that the IBM Technical Disclosure Bulletin article is only concerned with a barrier to copper diffusion into silicon, not into a dielectric film.

Attention is also respectfully directed to column 1, lines 55-57; and column 3, lines 9-13 and 58-60, of Hussein, et al. Such disclosures refer to diffusion of copper into the underlying and adjacent dielectric layer (that is, "layer" as a singular layer). Clearly, and contrary to the interpretation of Hussein, et al. by the Examiner, this document is concerned only with copper diffusion into a dielectric layer; and provides no basis for motivation of utilizing, e.g., ruthenium for the neighboring film between the copper film (interconnect) and dielectric film, as in the present claims 3, 30 and 36.

The further contention by the Examiner that the <u>IBM Technical Disclosure</u>

<u>Bulletin</u> article teaches that, <u>inter alia</u>, ruthenium is an excellent barrier against the

diffusion of copper, is noted. It is respectfully submitted that this article discloses various materials, including ruthenium, as barriers against the diffusion of copper <u>into silicon</u>; it is respectfully submitted that this article provides no disclosure as to the use of the listed materials as a barrier against diffusion of copper <u>into a dielectric</u> film.

The contention by the Examiner that formation of the copper layer/neighboring film sputtering, plating, PVD and/or CVD are process limitations, and the patentability of the product must not depend on this process of production, is respectfully traversed. That is, as stated in In re Luck, 177 USPQ 523, 525 (CCPA 1973), where the processing recited provides different structure, the processing must be considered in determining patentability of the claimed structure. Applicants respectfully submit that the processing as in the present claims forms different structure in terms of, for example, roughness of the layer formed, when formed by physical vapor deposition processes such as sputtering, as compared with, for example, electroplating. Moreover, advantages of the structure according to the present invention, including unit cell sizes is clear, from Applicants' specification as a whole. Particularly in view of advantages according to the present invention as described in Applicants' specification, patentability of the presently claimed structure made by the recited processing, over the teachings of the prior art, has clearly been shown.

As to the advantages, it is also to be noted that according to the present invention, in providing the copper or, e.g., ruthenium layer by <u>sputtering</u>, adherence to the underlying structure is improved because the sputtered material penetrates into the underlying layer/substrate. Particularly in view of this additional advantage

achieved according to the <u>structure</u> of the present invention, it is respectfully submitted that the combined teachings of Hussein, et al and the <u>IBM Technical</u>

<u>Disclosure Bulletin</u> article which have neither taught nor would have suggested the presently claimed <u>structure</u>, including the layer formed by physical vapor deposition (for example, sputtering).

The contention by the Examiner in lines 2-4 of page 9 of the Office Action mailed July 29, 2003, that the barrier layer (5) of Hussein, et al. prevents diffusion of copper into the underlying (implying silicon substrate), is noted. The Examiner is respectfully challenged to point out the specific portion of Hussein, et al. that describes the barrier layer as preventing diffusion of copper into the underlying typically silicon semiconductor substrate. In this regard, it is emphasized that Hussein, et al., in both column 1, lines 55-60, and column 3, lines 7-11, refers to the barrier layer 5 preventing a metal line 11 that is later deposited in each via 4, from diffusing into the underlying and adjacent dielectric layer 3 (not layers, the sole layer being described as a dielectric layer). Particularly in column 3 of this patent, there is a subsequent disclosure that diffusion of the metal into the dielectric layer 3 may cause defects in the fabricated integrated circuit. Note column 3, lines 11-13 of Hussein, et al. It is respectfully submitted that there is no basis in Hussein, et al. for the conclusion by the Examiner that the barrier layer of Hussein, et al. prevents diffusion into the underlying "typically silicon semiconductor" substrate, where Hussein, et al. only refers to an underlying and adjacent dielectric layer.

The contention by the Examiner in the second paragraph on page 6 of the Office Action mailed July 29, 2003, is noted. It is respectfully submitted that the Examiner has misinterpreted the teachings of the IBM Technical Disclosure Bulletin

article; and has based a conclusion of motivation on this misinterpretation.

Specifically, the Examiner contends that the article discloses various metals as "an excellent barrier against the diffusion of copper". However, it is respectfully submitted that this article is <u>narrower</u> in its teachings, describing the various metals as an excellent barrier against the diffusion of copper <u>into silicon</u>. Properly interpreted, it is respectfully submitted that the <u>IBM Technical Disclosure Bulletin</u> article, either alone or in combination with the teachings of Hussein, et al., would have provided no motivation to combine the teachings of these references, Hussein, et al. being directed to a barrier for the underlying and adjacent <u>dielectric layer</u>, with the <u>IBM Technical Disclosure Bulletin</u> article providing a barrier against diffusion of copper into <u>silicon</u>.

Schacham-Diamand, et al. discloses a technique for fabricating copper interconnects by electroless metallization. The disclosed technique utilizes electroless metallization to form copper interconnect structures by employing a copper catalytic layer to initiate the autocatalytic process of electroless deposition, and the use of a protective layer to protect the catalytic surface until the wafer is subjected to the electroless deposition solution. See column 2, lines 51-56. This patent further discloses that once a via or a trench is formed in a dielectric layer, a titanium nitride or tantalum barrier layer is blanket deposited, with an optional adhesion promoter layer comprised of titanium being provided to pre-treat the dielectric surface in order to improve the adhesion bonding of TiN or Ta to the dielectric material. Then a catalytic seed layer, preferably of copper, is conformally blanket deposited over the barrier layer, with this catalytic layer being used to initiate the electroless copper deposition during a later step. See the paragraph bridging

columns 2 and 3 of this patent. This patent goes onto disclose that, thereafter, without breaking the vacuum, a protective layer is deposited onto the catalytic layer to encapsulate and protect the catalytic layer from oxidizing. The preferred material for the protective layer is aluminum; and an electroless deposition technique is then used to auto-catalytically deposit copper on the catalytic layer, the electroless deposition solution dissolving the overlying protective layer to expose the surface of the underlying catalytic layer, and the electroless copper deposition occurring on this catalytic surface and continuing until the via/trench is filled. Note column 3, lines 9-24. This patent discloses formation of an adhesion promoter layer 16 (see Fig. 1) and a barrier layer 17 (see Fig. 3) by chemical or physical vapor deposition; and discloses forming the copper catalytic seed layer 18 (see Fig. 4) and the protective layer 19 (see Fig. 5) by physical vapor deposition. Note column 6, lines 18-23, 33-38, 45-50 and 54-60. Note also column 7, lines 22-31, disclosing various materials for the various layers; and column 7, lines 36-44, disclosing that during the electroless copper deposition the protective layer 19, as well as the underlying alloy layer at the layer 18/19 interface, will dissolve, to expose the underlying catalytic layer 18 for the electroless deposition of copper to occur.

It is respectfully submitted that Schacham-Diamand, et al. discloses a method, and structure formed by such method, directed to use of electroless copper deposition for forming copper interconnects. It is respectfully submitted that such disclosure in Schacham-Diamand, et al. would have neither taught nor would have suggested the presently claimed invention, and, in particular, that through use of the layers of the recited material formed by physical vapor deposition, and located as in the present claims, voids due to the specified electromigration copper can be

avoided; or, in particular, the positive recitation as in the present claims of avoiding the voids due to the specified electromigration of copper.

The contention by the Examiner in the first paragraph on page 5 of the Office Action mailed July 29, 2003, that the prevention of voids due to electromigration is presumed to be inherent to the disclosure of Schacham-Diamand, et al. "because their disclosed structures are essentially identical to the [A]pplicants' structure as claimed in claims 4, 9-10, 16-20, 22-25, 27-31, 33-37", is noted. Particularly in view of the disclosure in Schacham-Diamand, et al. of an electroless copper interconnect formed using a solution which dissolves the aluminum protective layer, whereby the electroless plating solution would include dissolved aluminum, the conclusion by the Examiner as to inherency is respectfully traversed. Also, in view of findings by Applicants concerning matching of unit cells, for avoiding voids due to electromigration, the conclusion by the Examiner concerning inherency is respectfully traversed.

The contention by the Examiner in the second full paragraph on page 5 of the Office Action mailed July 29, 2003, with respect to the processing limitations, is noted. As shown by the reasoning in Applicants' original disclosure, through use of the specific processing as in the present claims sufficiently matched structure is achieved which avoids the undesirable electromigration and voids due thereto, whereby prevention of voids due to electromigration is achieved; and other advantages are achieved as discussed previously. As can be appreciated, it is respectfully submitted that it has not been shown that such matching would be accomplished through use of electroless copper deposition, particularly with dissolving of the aluminum protective layer. In view thereof, it is respectfully

501.36931X00

submitted that Applicants have shown a difference in <u>structure</u>, through use of processing as in the present claims, and, moreover, that this difference in structure provides advantages as discussed previously.

In view of the foregoing comments and amendments, reconsideration and allowance of all claims remaining in the application are respectfully requested.

To the extent necessary, Applicants petition for an extension of time under 37 CFR 1.136. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to the Antonelli, Terry, Stout & Kraus, LLP Deposit Account No. 01-2135 (Docket No. 501.36931CX2), and please credit any excess fees to such Deposit Account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

William I. Solomon

Reg. No. 28,565

1300 North Seventeenth Street, Suite 1800

Arlington, Virginia 22209

Telephone: (703) 312-6600 Facsimile: (703) 312-6666

WIS/sjg